UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59380

14.7 ISE Sysgen - HLS exported design blockset behaves incorrectly for vertical array mapping

Description

I have a simple code to check array map - vertical directives for 2 arrays which gives 1 cycle mis-match between the 2 array outputs.
 
Also the slipped array is mis-matched with its valid signal.

Solution

 
This seems to be an issue with how combinatorial logic is sampled in ISE Sysgen.
 
Adding registers to the a and b interfaces can work around the issue.

#pragma HLS INTERFACE ap_vld register port=a
#pragma HLS INTERFACE ap_vld register port=b 


This issue can occur in ISE Sysgen but does not occur in Vivado Sysgen.

As ISE is no longer updated, please use Vivado as a work-around for 7 series devices.
AR# 59380
Date Created 02/11/2014
Last Updated 02/18/2015
Status Active
Type General Article
Devices
  • Kintex-7
  • Artix-7
  • Virtex-7