UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59435

Xilinx HSSIO Solution Center - Design Assistant Debugging Reset Problems

Description

GT RESETs are required under multiple conditions and circumstances. They are required in order to update, clear and reconfigure the GTs in a working manner.

Solution

7 Series

 

 

There have been reset issues on the 7 Series stemming from the powering on of the PLLs and also the settling of the refclk capacitor on initial power on.

If there are issues only on the initial power up of the device, check these 3 Answer Records to see if the issues discussed could be a problem:

 

(Xilinx Answer 59294)

 

(Xilinx Answer 61785)

 

(Xilinx Answer 65199)

 

 

 

If the reset sequence fails and the only way to recover is to reprogram see:

 

(Xilinx Answer 60489)

 

 

 

UltraScale

 

For UltraScale under certain circumstances a problem on initial power up can sometimes be seen as well.

 

(Xilinx Answer 66472)

 

 

 

For a general debug the following steps should be checked to ensure proper reset functionality:

 
  • Is GTRESETSEL set to the correct bit?
  • Is QPLL/CPPL RESET applied?
  • Is the associated PLL locked and stable? Is PLLLOCK high?
  • Are TX/RXUSRCLK and TXRXUSRCLK2 stable? Is TX/RXUSERRDY high?
  • If using RECCCLK, is it stable? Many of the initialization functions such as buffer resets and phase alignment procedures are not recommended to be performed if the recovered clock is not stable.
  • Is the period of the "stable clock" used in the startup state machine correct?
  • If doing RX reset, is it single mode or sequential?
  • If using DRP arbitration for reset, make sure the correct addresses and commands are used and performed.
 
The TX and RX RESET FSM table:
 

 
 
 

Additional checks to perform on when and what type of RESET is applied:

Completion of Configuration for 7 Series:

TX RESET:

  • Sequential Mode:
  • Resets asserted after 500ns post configuration completion.

RX RESET:

  • Sequential Mode:
    • Resets asserted after 500ns post configuration completion.
  • Single Mode:
    • Resets asserted after 800 to 1000ns after completion of completion of configuration.
      Note that the reset mode needs to be changed to sequential after 500ns of configuration completion.
    • Must be in sequential mode
    • All component resets are constantly driven low during the entire reset process before RXRESETDONE is detected high.
    • For all 7 Series GTX and GTH (RXOUT_DIV = 1 & RX_DATA_WIDTH = 16,32 or 64), GTRXRESET pulse width should be about one period of the reference clock.
    • For 7 Series GTH (RXOUT_DIV != 1 & RX_DATA_WIDTH = 20,40 or 80) please refer to (UG476) to ensure proper procedure is followed for issuing a GTRXRESET and also for 7 Series GTP please refer to (UG482).
    • PLLLOCK
    • PLLREFCLKLOST
    • RECCLK_STABLE
    • TX/RXUSERRDY
    • GTTX/GTRXRESETDONE
  • Soft Reset/GT

     

    Some useful debug ports to monitor:

     
     
     

    Additional Tips:

    1. Follow recommendations made in the GT user guides (UG476, UG482, UG576, UG578) and the transceiver wizard product guides (PG168 and PG182).
    2. As with any GT issues, please make sure you are using the latest wizard version to get full benefits of the fixes provided. Using the latest version of the RESET FSM puts you in the best position to not encounter reset issues.
    3. Check Answer Records for updates on attributes and settings.

    1. Use a ChipScope core such as IBERT to debug GT issues.
    2. Create a Service Request with Xilinx support.
AR# 59435
Date Created 02/14/2014
Last Updated 04/20/2016
Status Active
Type Solution Center
Devices
  • Virtex-7
  • Kintex-7
  • Artix-7
  • More
  • Kintex UltraScale
  • Virtex UltraScale
  • Less