We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59494

LogiCORE IP Defective Pixel Correction v7.0 - No video passes through when debug features are enabled


I am trying to use the Defective Pixel Correction core in my video pipeline.

I have the debug features disabled.

When the core is set to bypass mode, video comes through with no issues.

When I enable the core, the video pipeline stalls.

Using Vivado Logic Analyzer, I see that the output tlast signal does not have proper timing.

What is the cause of this?


This is a known issue discovered in v7.0 of the core when the debug features are enabled.

The current workaround is to disable the debug features when you generate the core.

This will be resolved in a future version of the core.

Linked Answer Records

Master Answer Records

AR# 59494
Date 09/09/2014
Status Active
Type General Article
  • Defective Pixel Correction
Page Bookmarked