UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59539

Spartan-6 Tgsi (S pin Setup to I0/I1 inputs)

Description


The description below is from (UG382) on page 40:
 
The select line can change at almost any time, independent of the clock states or transitions.
The only exception is a short setup time prior to a Low-to-High transition on the selected clock input, which can result in an undefined runt pulse output.

Does the setup time here reference the currently selected clock or the next selected clock?

Solution

The setup time applies to a transfer/edge so it is the Currently selected clock.

For glitchless transfer, use the following:

CLK_SEL_TYPE = SYNC
AR# 59539
Date Created 02/25/2014
Last Updated 12/02/2014
Status Active
Type General Article
Tools
  • ISE