You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
FPGA Express 3.1: VHDL syntax error on "alias" statement VSS-1081 (not supported)
Keywords: Fndtn1.5, F1.5i, sp1, FPGA, Express, vhdl, alias, statement, 1081, syntax, error
Use of the VHDL "alias" command statement may result in syntax error VSS-1081 in
FPGA Express versions up to and including 3.3. FPGA Express may also crash without
The "alias" command statement is not supported by FPGA Express 3.3 and earlier.
Workaround: Create a new signal with the name you wish to use as an alias and connect
the "aliased" and original signals together.
Was this Answer Record helpful?