We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59596

Vivado Simulator FAQ - Do I need XilinxCorelib for simulation in Vivado?


Do I need the XilinxCorelib library when simulating Vivado designs?


The XilinxCoreLib library is used for behavioral simulation of ISE IP generated from the CORE Generator tool.
If your design includes IP generated from the Vivado IP catalog (IP.xci), you do not need the XilinxCoreLib library for simulation.

Simulation models of Xilinx Vivado IP cores are delivered as an output product when the IP is generated.
Also, when you use compile_simlib to compile the Xilinx Libraries for third party simulators, the simulation models for the Vivado IP cores are not included in the pre-compiled libraries.

In Vivado releases prior to 2014.1, if your design contains legacy ISE CORE Generator IP used in Vivado, XilinxCoreLib libraries are included to support simulating them.
These files can be found in the following locations:
(where XILINX_VIVADO is the Vivado installation path).

In Vivado 2014.1 and later, the XilinxCoreLib library sources are removed from the Vivado installation.

If you need to simulate any legacy ISE IP in a Vivado design, It is recommended to use the structural simulation file for that IP.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58896 Xilinx Simulation Solution Center - Design Assistant - Simulation Libraries - Xilinxcorelib N/A N/A
AR# 59596
Date 04/15/2015
Status Active
Type General Article
  • Vivado Design Suite