We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59654

2013.4 Vivado - Controlling automatic BUFG insertion on reset nets during Vivado Implementation


The Vivado implementation flow will automatically insert BUFGs on reset nets that have a fanout of 50,000 and where there are not already 12 clock buffers (BUFG and BUFHCE) using global resources.


These two thresholds can be modified with the following parameters:

To change the fannout  threshold from the default of 50000:

set_param logicopt.thresholdBUFGinsertHFN 20000 

To change the threshold of total BUFGs and instantiated BUFHCEs in the design:

set_param logicopt.thresholdBUFGperRegion 15

Note: the parameter name is misleading because the threshold is the total number.

AR# 59654
Date 06/19/2014
Status Active
Type General Article
  • Virtex-7
  • Vivado Design Suite - 2013.4