We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59891

10 Gigabit Ethernet MAC v13.0 - Additional XDC constraints for the MDIO signal inputs to ease timing closure


Additional false path constraints can be added to the MDIO logic to ease timing closure.


Add this constraint:
# ignore the timing on the MDIO_IN signal as it is only sampled in the middle of a very large
# window.
set_false_path -to [get_cells core_name_core/xgmac_inst/G_MANAGEMENT.managen/mdio_master_i/mdio_in_reg_reg]

These have been added to the core XDC file in 2014.1.
AR# 59891
Date 04/17/2014
Status Active
Type General Article
  • 10 Gigabit Ethernet Media Access Controller
Page Bookmarked