We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
2014.1 - IBERT - Design fails with error [Place 30-642] Placement Validity Check : Failed to find legal placement
Some IBERT Ultrascale GTH designs fail with the error below:
[Shape Builder 18-121] Failed to get a compatible bel element for instance IBUF of type IBUF. [Shape Builder 18-121] Failed to get a compatible bel element for instance IBUF of type IBUF. [Place 30-642] Placement Validity Check : Failed to find legal placement.
issue is seen when the output of IBUFDS_GTE3 is not driving any logic.
Even though this logic is used in different combinations, failure is only
seen in some cases, in other cases it will pass implementation and bit gen.
In the passing design the unused IBUFDS (instantiated and given pin lock
constraints) are removed/optimized during implementation and in failing
design the unused IBUFDS are not removed/optimized.
The behavior is not
consistent across all designs.
There are two work-arounds for this issue.
Select the QUAD that is in use.
Add the attribute "(* don't_touch = "true" *)" on any unused IBUFDS_GTHE3 in example_design.v (the top example design file).
If the IBUFDS_GTHE3 in use cannot be found, add the attribute "(* don't_touch = "true" *)" on all IBUFDS_GTHE3 in the "example top" HDL file.
Was this Answer Record helpful?