UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 60041: LogiCORE IP G.975.1 EFEC I.4 Encoder/Decoder v1.0 (Rev. 4) - Why do the post-synthesis simulation results vary from the behavioral simulation results in 2014.1?

AR# 60041

LogiCORE IP G.975.1 EFEC I.4 Encoder/Decoder v1.0 (Rev. 4) - Why do the post-synthesis simulation results vary from the behavioral simulation results in 2014.1?

Description

Why do the post-synthesis simulation results vary from the behavioral simulation results in 2014.1?

Solution

This is a known issue with the G.975.1 EFEC I.4 Encoder/Decoder v1.0 (Rev. 4) in Vivado 2014.1.

This issue can be worked around by generating and synthesizing the G.975.1 EFEC I.4 Encoder/Decoder v1.0 (Rev. 3) using Vivado 2013.4.

This issue will be fixed in a future release of Vivado Design Suite.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54478 LogiCORE IP G.975.1 EFEC I.4 Encoder/Decoder - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 60041
Date 05/21/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.1
IP
  • Error Correction