Version Found: v5.0
Version Resolved: See (Xilinx Answer 58435)
At the top supported data rates for each speed grade, timing violations may be seen within the MIG UltraScale DDR4/DDR3 cores.
These timing violations are currently under analysis.
Improvements will be made continually in the next two releases and will be resolved with the Vivado 2014.3 release.