We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 60244: 2014.1 Vivado - Two instances of the same ELF file show up in Simulation sources
2014.1 Vivado - Two instances of the same ELF file show up in Simulation sources
When I add an ELF file to Design Sources, it is also added to the Simulation Sources. However, when I add an ELF file to Simulation Sources, it is not added to the Design Sources. In the normal operation, only one instance of an ELF file from a specified path can be added under the Design/Simulation sources. But in this case, if I add an ELF file from a specific path in Simulation Sources, and then add the same file under Design Sources, then two instances of the same file from the same path will be added to Simulation Sources.
The ELF file is actually only in design sources, it is not added to the simulation sources.
However, due to an incorrect flag (USED_IN_SIMULATION), the file shows up under the simulation hierarchy.
This will not cause incorrect functionality, this is a visual issue only.
A user can set USED_IN_SIMULATION to FALSE for the ELF file in the design sources to remove the duplicate.