We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60314

2013.4 HLS ap_fifo without -depth option can cause co-simulation to hang


For an ap_fifo interface, if I do not set any interface depth option then the below message is seen:

@W [SIM-75] Fifo port 'st_in' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.


The depth option is required for the buffers or FIFOs as it needs to match the size of the data consumed by the top function per call from the Testbench.
If this option is missing then it can result in a segmentation fault or in co-simulation hanging.
AR# 60314
Date 03/25/2015
Status Active
Type General Article
  • Vivado Design Suite - 2013.4