UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60488

7 Series FPGA Transceivers Wizard v3.0: GTX/GTH/GTP reset sequence might not complete successfully with the reset FSM's from the wizard

Description

When using the GTX/GTH/GTP reset Finite State Machines (FSM's) from the 7 Series FPGA Transceivers Wizard v3.0, it can happen that the TX and RX reset sequence does not complete successfully.

If this occurs, TX/RXRESETDONE is not asserted successfully and Q/CPLLLOCK continues to toggle because the FSM executes reset continuously.

Solution

The workaround for this issue is to update the logic in the TX/RX startup FSM's ("gtwizard_*_tx/rx_startup_fsm.v/vhd") as below:

Replace this text:

if (time_tlock_max = '1' and mmcm_lock_reclocked = '0')

with:

if (time_tlock_max = '1' and mmcm_lock_reclocked = '0' and reset_time_out = '0')

Note: In general it is better to add a condition to check for reset_time_out = 0 whenever a time_out is checked in the start up FSM's.

This has been fixed in version 3.0 or later of the Wizard which is included in Vivado 2013.3 or later.

AR# 60488
Date Created 05/01/2014
Last Updated 05/21/2014
Status Active
Type General Article
IP
  • 7 Series FPGAs Transceivers Wizard