You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2014.1 IPI, Zynq - How to select different data width for EMIO trace output
As per the Technical Reference Manual v1.7, trace output can be routed to either EMIO or MIO (but not both).
EMIO supports the full 32 bits of TRACE_DATA while MIO supports only 16 bits of TRACE_DATA.
The supported data widths for EMIO are 1, 2, 4, 8, 16, 32 and for MIO are 1,2,4,8,16 only (Table 28-3).
Although the various bit configurations for MIO are selectable, IPI has made only 32-bit trace width selection for EMIO.
How can the other bit widths be selected for the EMIO?
The workaround is to use a Slice IP to split the outputs, in the example below a width of 16 bits has been selected for EMIO trace ports.
The alternative is to modify the generated wrapper and ensure that the wrapper does not auto update.
Was this Answer Record helpful?