UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60952

MIG 7 Series - Pinout validation in Fixed Pinout Mode does not check against multiple controllers

Description

Version Found: MIG 7 Series v2.0 Rev 3
Version Resolved: See (Xilinx Answer 54025)

For multi-controller designs it is not possible to validate pinout across multiple controllers. 

This means when using the Fixed Pinout mode it is possible to place I/O for different controllers in the same bank and pass validation. 

This will cause errors during implementation and should be avoided.

Solution

To prevent this from occurring pay careful attention when selecting pinout in Fixed Pinout mode and all Pinout requirements listed in UG586 should be strictly followed.

Revision History

06/05/2014 - Initial Release

Linked Answer Records

Master Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
41706 MIG 7 Series - Can FPGA banks be shared among memory interfaces? N/A N/A
AR# 60952
Date Created 06/04/2014
Last Updated 06/06/2014
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2013.4
  • More
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2
  • Less
IP
  • MIG 7 Series