You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2014.x - SDK - FSBL crashes when the TRACE port is connected to an external port via the EMIO
My FSBL crashes when the TRACE port is connected to an external port via the EMIO.
How can this be addressed?
to work around this issue please follow the steps below:
If the external clock must be used, then the ps7_init should not write to the TPIU registers, as it is not clocked.
In this case, the app will need to take care of this.
The following steps are required:
- Check the address of the TPIU register from the TRM (See page 1580).
- On this address write the value (after appropriate masking).
As the ps7_init.h is available, the predefined macros can be used.
In this example, the DIVISOR is set to 1, and the SRCSEL is set to source the generated EMIO trace clock.
Was this Answer Record helpful?