UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61108

2014.x - SDK - FSBL crashes when the TRACE port is connected to an external port via the EMIO

Description

My FSBL crashes when the TRACE port is connected to an external port via the EMIO.

 

How can this be addressed?

Solution

to work around this issue please follow the steps below:


If the external clock must be used, then the ps7_init should not write to the TPIU registers, as it is not clocked.

In this case, the app will need to take care of this.

The following steps are required:

  1. Check the address of the TPIU register from the TRM (See page 1580). 
  2. On this address write the value (after appropriate masking). 

As the ps7_init.h is available, the predefined macros can be used.

For example:

EMIT_MASKWRITE(0XF8000164, 0x000037F0U,0x00000140U)

 
In this example, the DIVISOR is set to 1, and the SRCSEL is set to source the generated EMIO trace clock.
AR# 61108
Date Created 06/12/2014
Last Updated 03/23/2015
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2014.2