UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61118

14.7 - WARNING:PACK:2900 - The register 'reg_name' has LOC constraint 'X' targeting an IO component, but failed to join

Description

The following warning may be encountered when running PAR on a design:

WARNING:Pack:2900 - The register "<REG>" has LOC constraint LOC=<LOC>
   targeting an IO component, but failed to join. Please double check the register's connectivity to any IO element and the specified constraint value.
   This constraint is going to be ignored.

Solution

This warning can occur if your I/O ports are LOC'd down with an "INST" constraint instead of a "NET" constraint.

For example, the following constraint may accidentally catch the output register when propagating to the PAD of the device.

INST "DEV_RST_N"  LOC =   D25 | IOSTANDARD = LVCMOS33 | SLEW = "SLOW" | DRIVE= 4;

Using the below constraint may resolve the warning.

NET "DEV_RST_N"  LOC =   D25 | IOSTANDARD = LVCMOS33 | SLEW = "SLOW" | DRIVE= 4;


AR# 61118
Date Created 06/12/2014
Last Updated 07/30/2014
Status Active
Type General Article
Tools
  • ISE Design Suite