UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61201

Vivado Partial Reconfiguration - How do I debug Partial Reconfiguration designs?

Description

How do I debug Partial Reconfiguration (PR) designs?

Solution

Build up the PR design requirements one at a time, checking the results at each step.

  • Replace the HD.RECONFIGURABLE property with the KEEP_HIERARCHY property, comment out the Pblock constraint(s), forcing the tools to maintain the module boundaries.
    This will allow you to avoid all of the exclusive placement, routing containment, site blocking, and clock layout rules of Partial Reconfiguration.
    Run implementation with this set and examine the results (resource utilization, timing reports, etc.).

  • Add the Pblock constraints, forcing the tools to maintain the pblock boundaries
    Run implementation with this set and examine the results (resource utilization, timing reports, etc.).

  • Change the KEEP_HIEARCHY property to HD.PARTITION property, forcing the tools to maintain the pblock boundaries and associated insulation.
    Run implementation with this set and examine the results (resource utilization, timing reports, etc.). 

  • If the results look good, add EXCLUDE_PLACEMENT to the pblock, forcing all static logic outside the pblock.
    Run implementation with this set and examine the results (resource utilization, timing reports, etc.).
    This will give a better sense of overall density and the density inside the RP.
    (These properties are explained in more detail in UG909 and UG905.)

  • If the results look good, add CONTAIN_ROUTING to the pblock, forcing all of the RM routing to stay inside the pblock.
    Run implementation with this set and examine the results (resource utilization, timing reports, etc.).
    (These properties are explained in more detail in UG909 and UG905.)

  • Note: Please monitor your results at each step to ensure that you are on target to reach your goals.
    Design optimizations should be considered to help lower the overall density and complexity at each step.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
46327 Partial Reconfiguration - Can a Reconfigurable Partition (RP) region contain static logic? N/A N/A
AR# 61201
Date Created 06/19/2014
Last Updated 12/03/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3
  • More
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2014.2
  • Less