UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
When an Aurora 64B66B/Aurora 8B10B design is created with CPLL configuration, the INIT_CLK frequency can be any value between 6.25Mhz to line_rate/64 or 200Mhz for Aurora 64b66b or line_rate/<internal datapath width> or 200Mhz for Aurora 8b10b, whichever is lower.
If the INIT_CLK frequency is chosen as anything outside of the above determined values, lane_up/channel_up are not asserted high on the board.
To resolve this issue, update the C_FREERUN_FREQUENCY parameter with the exact
frequency in the
<user_component_name>_gt/synth/<user_component_name>_gt.v file
inside the IP folder.
AR# 61229 | |
---|---|
Date | 06/23/2014 |
Status | Active |
Type | General Article |
Devices |
|
IP |
|