We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61284

Partial Reconfiguration - Is it possible to reuse Reconfigurable Modules with a new Static Design?


When I make a change in the Static Logic, does this affect the Reconfigurable Modules? 


Yes, any change in the Static Logic design forces the reconfigurable models to be re-implemented.
This is because a
ll of the routing and placement of the reconfigurable module must remain in the respective pblock of the reconfigurable partition.

However, routing from the static design can cross or pass in and out through any of the reconfigurable partitions.
Information about these crossings is part of the partial bitstream for the reconfigurable modules.

As a result, changing the static design implies a change of this "static" information and forces a re-implementation of the reconfigurable models.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34924 Partial Reconfiguration - How does the Xilinx Partial Reconfiguration Solution work? N/A N/A
AR# 61284
Date 12/10/2014
Status Active
Type General Article
  • FPGA Device Families
  • ISE Design Suite
  • PlanAhead
  • Vivado Design Suite
  • More
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2014.1
  • Less
Page Bookmarked