UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61506

2014.2 Vivado Sysgen - Receiving ERROR: [Synth 8-1031] register_q_net is not declared when trying to generate a Synthesized Checkpoint

Description

When trying to generate a Synthesized Checkpoint I receive the following error.

ERROR: [Synth 8-1031] register_q_net is not declared [F:/path_to_output_directory/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd:168]


This is occurring on a signal which is output from a subsystem and fed back into the subsystem as an input.

If I remove the subsystem from the design synthesis completes without issue.

Is this a known issue and how can I work around this error without removing my subsystem?

Solution

This is a known issue and a CR has been raised for this problem. It is currently under investigation to be fixed in a future release.

It is possible to work around this error in 2 ways:

a) Expand the subsystem to remove it from the design.

or

b) It is also possible to add a zero latency delay element to the feedback signal at the upper level instead of within the subsystem.



AR# 61506
Date Created 07/15/2014
Last Updated 07/15/2014
Status Active
Type General Article
Tools
  • System Generator for DSP
  • Vivado Design Suite - 2014.2