UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61522

Vivado Sysgen - Can I set my Sysgen source as Out-of-Context in my Vivado project?

Description

I wish to avoid re-synthesizing the Sysgen portion of my project every time I need to run Synthesis for other portions of the project.

This has a large impact on my runtime.

Can I set my Sysgen source as Out-of-Context in my Vivado project?

Solution

It is not possible to set a Sysgen source as Out-of-Context, (OOC), at this time. 

This is on the roadmap for Sysgen and Vivado but has not been scheduled yet.

As a workaround use the Synthesized Checkpoint generated in Sysgen as a source for the Vivado project and do not add the Sysgen model as a source.

This will allow you to avoid re-synthesizing the Sysgen design every time the overall project is synthesized.



AR# 61522
Date Created 07/16/2014
Last Updated 07/16/2014
Status Active
Type General Article
Tools
  • System Generator for DSP
  • Vivado Design Suite