UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61624

2014.2 - Vivado IP Integrator - Board Automation flow for MIG on an AC701 board picks incorrect sys_clk Pins.

Description

If I select the Board Automation flow on an IP Integrator design containing a MIG IP, the board will pick an incorrect sys_clk pin.

How can this be addressed?

Solution

To work around this issue, run the block automation once. Then re-customize the MIG IP.

In the customize GUI, assign the sys_clk pins to R3/P3 instead of N3/N2.

 

AR# 61624
Date Created 07/25/2014
Last Updated 07/28/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.2
Boards & Kits
  • Artix-7 FPGA AC701 Evaluation Kit