With the example design, simulation takes 2 hours to complete in ModelSim and 30 minutes to complete in IES.
Vivado simulator can take up to 6 hours to complete.
Is there a way to speed up the simulation?
Simulations involving the complex transceiver models can take long periods of time.
If your simulation involves the 100GE Ethernet IP operating in a loopback scenario, an additional method to improve simulation time is to reduce the PCS lane Alignment Marker (AM) spacing in order to speed up the time the IP will take to achieve PCS Lane lock.
A `define SIM_SPEED_UP can be set when using Vivado 2014.4.1 or later to change CTL_TX_VL_LENGTH_MINUS1 and CTL_RX_VL_LENGTH_MINUS1 from 16'h3FFF to 16'h03FF.
The SIM_SPEED_UP option is only available when running an RTL simulation and does not get applied to post Synthesis or Implementation netlist simulations.
Setting this option can speed up the example design simulation to less than 30minutes.
Use the vlogan option: +define+SIM_SPEED_UP
Use the vlog option: +define+SIM_SPEED_UP
Use the ncvlog option: +define+SIM_SPEED_UP
Use the xvlog option: -d SIM_SPEED_UP
|03/30/2015||Update to include 'define SIM_SPEED_UP|