UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61627

UltraScale RLDRAM3 - data mask does not work for RLDRAM3 designs

Description

Version Found: RLDRAM3 v5.0 (Rev. 1)

Version Resolved: See (Xilinx Answer 69037)

Data mask does not currently work for MIG UltraScale RLDRAM3 designs because it is incorrectly tied to GND inside the IP.

Solution

In order for data mask to work properly, the following HDL change is required:

Open rld3_default_0_mig.sv and modify line 487:

  • Old:
         .user_wr_dm               ({APP_MASK_WIDTH{1'b0}}),
  • New:
         .user_wr_dm               (c0_rld3_user_wr_dm), //({APP_MASK_WIDTH{1'b0}}),

Revision History:

07/25/2014 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69037 UltraScale/UltraScale+ RLDRAM3 - Release Notes and Known Issues N/A N/A
AR# 61627
Date 12/19/2017
Status Active
Type Known Issues
Devices
  • Virtex UltraScale
  • Kintex UltraScale
Tools
  • Vivado Design Suite - 2014.2
IP
  • MIG UltraScale
Page Bookmarked