UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61684

LogiCORE IP Video Timing Controller v6.0 - Why does the VTC lock signal remain asserted when the video clock is removed?

Description

Why does the VTC lock signal remain asserted when the video clock is removed?

Solution

When the video clock (clk) is lost then the VTC stops updating all of the registers.

To work around this users can use a clock mux to switch to another clock when the video clock (clk) is lost.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54541 LogiCORE IP Video Timing Controller - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 61684
Date Created 08/01/2014
Last Updated 08/12/2014
Status Active
Type General Article
IP
  • Video Timing Controller