You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP Video Timing Controller v6.0 - Why does the VTC lock signal remain asserted when the video clock is removed?
Why does the VTC lock signal remain asserted when the video clock is removed?
When the video clock (clk) is lost then the VTC stops updating all of the registers.
To work around this users can use a clock mux to switch to another clock when the video clock (clk) is lost.
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records