AR# 61696


UltraScale/UltraScale+ Memory IP - The funcsim.v/.vhdl structural simulation model is not supported


Version Found: v5.0 Rev1

Version Resolved: See (Xilinx Answer 58435)

MIG only supports behavioral simulations and does not support structural (i.e. gate-level) simulations of any kind.

However, when using the Out-Of-Context (OOC) flow, the <IP_name>_funcsim.v/.vhdl output products are still generated.

This can be misleading and will cause simulation failures if the <IP_name>_funcsim.v/.vhdl model is used.


Because only behavioral simulations are supported, the structural model should not be used.

This can be avoided by only running behavioral models or by manually compiling the MIG IP RTL when combining with structural models used by other IP.

Revision History

08/05/2014 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58435 MIG UltraScale - IP Release Notes and Known Issues for Vivado 2014.1 and newer tool versions N/A N/A
AR# 61696
Date 12/21/2017
Status Active
Type Known Issues
Devices More Less
People Also Viewed