Version Found: MIG v2.1
Version Resolved: See (Xilinx Answer 54025)
When running a DDR3 interface with ECC enabled in hardware, multiple ECC errors are issued.
These are errors that were not seen in previous versions.
This is a known issue with the ECC generation rtl .
A change in the Vivado 2014.2 tools resulted in a different rtl optimization that uncovered the rtl issue.
To work around the issue, replace the mig_7series_v2_1_ecc_gen.v module generated by MIG with the module attached to this answer record.
This rtl file is located in the "core_name\user_design\rtl\ecc" directory.
Note: When rtl updates are made, out-of-context (OOC) synthesis must be disabled.
08/29/2014 - Initial Release
|Name||File Size||File Type|