UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61916

MIG 7 Series AXI DDR3/DDR2 – Enabling “Narrow Burst” option within MIG does not affect the RTL and the parameter remains set to '0'

Description

Version Found: MIG 7 Series v2.2
Version Resolved: See (Xilinx Answer 54025)


When I select narrow burst in the MIG GUI, the parameter for narrow burst in the example_top.v does not reflect this.

How do I enable this?

Solution

The parameter below:

parameter C_S_AXI_SUPPORTS_NARROW_BURST = 1,

is the parameter that is not updated in the Example Design, but is in the User Design.

Updating this to '0' will resolve this issue for the Example Design.                

Revision History:

09/03/2014 - Initial Release

 

AR# 61916
Date Created 09/03/2014
Last Updated 11/27/2014
Status Active
Type General Article
IP
  • MIG 7 Series