We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62050

MIG Ultrascale DDR4/3 - Can reset_n be allocated to an I/O or does it have to be within a memory interface bank?


Version Found: v5.0
Version Resolved: See (Xilinx Answer 58435)

The LogiCORE IP Architecture UltraScale Based FPGAs Memory Interface Solutions (PG150) currently states the following pin rule for DDR4/DDR3:

* reset_n can only be allocated within the memory interface banks

Previous MIG generations allowed the reset_n pin to be placed anywhere within the FPGA as long as timing was met.  

Why has this changed?


This limitation on reset_n will be lifted in a future release. 

The same rule of allowing reset_n to be allocated to any FPGA pin so long as timing is met will be supported. 

AR# 62050
Date 10/08/2014
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • MIG UltraScale
Page Bookmarked