When doing post-synthesis simulation using XST with HDL generated by Vivado HLS, there is a simulation mismatch.
Before RTL synthesis, output is expected.
After synthesis, post-synthesis simulation output is all 0.
There is no such issue with Vivado Synthesis.
What can cause this behavior?