We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62080

UltraScale DDR4 - AXI Narrow Burst simulations cause model warnings to be generated


Version Found: DDR4 v5.0

Version Resolved: See (Xilinx Answer 69035)

AXI narrow bursts will cause warnings in the MIG Example Design simulation.

A warning similar to the following will be shown:

Model:WARNING: Reading unwritten address: C:0 BG:0 B:1 R:5b6d C:28e dm:0 @81032659
An error in the Traffic Generator may occur in HW as the Traffic Generator does not support narrow bursts at this time.


This will occur under the following conditions:

  1. The PHY ratio is 4:1.
  2. MC = X.
  3. AXI data width is less than (X*8)


To work around this issue, you will need to turn off the narrow burst option in the GUI until this issue has been resolved.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69035 UltraScale/UltraScale+ DDR4 - Release Notes and Known Issues N/A N/A
AR# 62080
Date 12/21/2017
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2014.2
  • MIG UltraScale
Page Bookmarked