We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 62107

Zynq-7000, Processing System 7 - PL to PS interrupts changes and migration flow from 2013.x to 2014.x Vivado


The zynq PL can interrupt the PS via the IRQ_F2P port.

When more than one interrupt needs to be used in the PL, a CONCAT IP block is added as a shim between the interrupt sources and the PS IRQ_F2P port.

Changes have occurred in this IP, as well as in the PS wrapper code, that modify the interrupt mapping done in Vivado 2014.x compared to the 2013 version.


Please read the presentations attached for a detailed explanation. 

The presentations also cover how to migrate a design from 2013.x to 2014.x and what to expect when doing so.



Zynq intr - part 1
Description of the interrupt between PL and PS in Vivado 2013.x
Zynq intr - part 2
Description of the interrupt between PL and PS in Vivado 2014.x
Zynq intr-part 3
Description of the effects on interrupt mapping when migrating a project from a Vivado 2013.x project to a Vivado 20143.x project.
Description of the special case for a single interrupt mapping.


Associated Attachments

Name File Size File Type
Zynq Intr part 1 606 KB PPTX
Zynq intr part 2 687 KB PPTX
Zynq intr part 3 960 KB PPTX
AR# 62107
Date 11/19/2014
Status Active
Type General Article
  • Zynq-7000
  • Vivado Design Suite
  • Interrupt Control
Boards & Kits
  • Zynq-7000 All Programmable SoC ZC702 Evaluation Kit
  • Zynq-7000 All Programmable SoC ZC706 Evaluation Kit