UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62222

2014.2 Vivado HLS - RTL Co-simulation fails for ap_uint<32> to floating point type conversion.

Description

There is an issue in C synthesis results when converting from ap_uint<32> to float.

When ap_uint<32> is equal to or larger than 2^31, the RTL result of float is minus.
 
Code example:
void foo(float* out, ap_uint<32> in) 

float ftmp; 
ftmp= ((float)(in));
*out=ftmp;
}

Solution

This is a known issue which has been fixed in Vivado 2014.4.
AR# 62222
Date Created 09/27/2014
Last Updated 02/06/2015
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.2