We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62231

2013.1 Vivado Partial Reconfiguration - Legal antenna situation in second configuration of Partial Reconfiguration design is reported as Error


This design has four Reconfigurable Partitions (RP) across the top clock region (to avoid clock spine routing issues).

config1 implements fine, and bitstream DRC passes.

When running config2, the router fails with what appears to be heavy congestion, leading to this error:

ERROR: [Drc 23-20] Rule violation (RTSTAT-2) Partially routed net - 1 net(s) are partially routed. The problem net(s) are gt0_frame_gen_check/gt_frame_check/O1.

The antenna is found to be legal and should not prevent the bit generation.


The write_bitstream DRC is enhanced to tolerate the legal partial antennas in 2013.2 Vivado.
AR# 62231
Date 02/24/2015
Status Archive
Type General Article
  • Vivado Design Suite - 2013.1
Page Bookmarked