UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62590

2014.2 Vivado IP Integrator - ERROR: [xilinx.com:ip:util_vector_logic:1.0-10] /axi_msk_bresp: Both input pins Op1 and Op2 of ip "/axi_msk_bresp" must be connected

Description

I receive the following errors when I validate a block diagram, even if I connect axi_msk_bresp and axi_msk_rresp to input pins of util_vector_logic.

ERROR: [xilinx.com:ip:util_vector_logic:1.0-10] /axi_msk_bresp: Both input pins Op1 and Op2 of ip "/axi_msk_bresp" must be connected
ERROR: [xilinx.com:ip:util_vector_logic:1.0-10] /axi_msk_rresp: Both input pins Op1 and Op2 of ip "/axi_msk_rresp" must be connected

What can cause this problem?

Solution

There is a known issue in Vivado 2014.2 where util_vector_logic uses [0:1] for two bits of data while AXI interconnect uses [1:0].

To work around the problem, you can create your own gate (for example AND) by using HDL code, integrate it into an IP, and then use it to replace util_vector_logic.

AR# 62590
Date Created 10/23/2014
Last Updated 02/16/2015
Status Active
Type General Article
IP
  • AXI Interconnect
  • Util Vector Logic