We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62699

Aurora 64B66B v9.3Rev1 or earlier - DRP CLK maximum value limit in XGUI is not matching with device data sheet


As per the data sheet, 125 MHz is the maximum frequency limit of a DRP CLK with GTX in -0.9V-2L speed grade devices.

The limit is 156.25 MHz for -1 speed grade and 175.01 for -3 and -2 speed grades.

However, the Aurora 64B66B XGUI does not allow the DRP CLK input as per the data sheet.


This is a known issue with the core released in VIVADO 2014.4 or earlier. 

It will be fixed in the 2015.1 release. 

To work around this issue, please generate the core with the allowed frequency and update the .xdc constraint file to the correct clock frequency.

Revision History:

12/18/2014 - Initial Release

AR# 62699
Date 01/20/2015
Status Active
Type General Article
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2014.2
  • Aurora 64B/66B
Page Bookmarked