UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62779

2014.4 Vivado Partial Reconfiguration - Partial Bitstream file is missing after write_bitstream

Description

When I run the write_bitstream command for the PR flow, One of the partial bitstreams is missing. 

How do I get all 'partial' bitstreams?


Solution

The partial bitstream is not being generated due to nested Pblocks in the PR module. 

"Nested" Pblocks are cases where one or more Pblocks are located within the boundaries of a master or parent Pblock.

Remove the nested Pblocks and you will be able to generated the 'partial' bitstreams.

Remove the nested Pblocks prior to running the "write_bitstream" command:

open_checkpoint <design>_routed.dcp
delete_pblocks [get_pblocks <nested_pblocks>]
write_bitstream <file>

 

Note: The parent Pblock on the reconfigurable cell must not be deleted.



AR# 62779
Date Created 11/10/2014
Last Updated 11/24/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3