This error occurs when a cascaded BRAM configuration straddles a clock region boundary so that not all BRAMs in the cascade are in the same clock region.
The reason for this restriction has to do with timing.
The solution has to do with the size of the BRAM cascade.
If the cascade is taller than a clock region, then no legal placement is possible and the solution is to limit the size of the cascade at synthesis.
If the cascade is not too large for one clock region then the issue is with placement.
A case has been seen where the placer did not correctly place a cascade in a single clock region.
This case has been fixed for Vivado 2015.1 which is due for release in April.
Meanwhile a work-around is to assign the BRAM cells involved to a pblock and constrain the pblock to an appropriate clock region.
For example use the Synthesis parameter to limit cascade length to 8:
set_param synth.elaboration.rodinMoreOptions "rt::set_parameter maxBramCascChainLength 8"
Values used should be a power of two.
Use the following Synthesis parameter to disable BRAM cascades:
set_param synth.elaboration.rodinMoreOptions "rt::set_parameter v8SupportBramCascade false"