We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 63031: AXI Ethernet - Why does the AXI Ethernet core not support Half Duplex?
AXI Ethernet - Why does the AXI Ethernet core not support Half Duplex?
The LogiCORE IP AXI Ethernet v3.01a core does not support Half duplex.
Why does the core not support half duplex operation even though the inside MAC core is able to support this operation?
If parallel interface is selected for the Physical Interface Type, as in MII/GMII/RGMII, does it then support Half-Duplex?
No, even if parallel interface is used, the AXI Ethernet core does not support half duplex operation.
The core includes the PCS/PMA core which does not support half-duplex.
As a result, the AXI Ethernet core has not been designed for half-duplex operation and requires changes with respect to aborting current packet
transfer on receiving collision from TEMAC, discarding a residual frame,
supporting re-transmission of a frame etc.