The current version of Xapp585 is available with a UCF file only.
How can I use Xapp585 in Vivado?
The VHDL and Verilog files do not require any changes.
It is only the constraints file (UCF) that needs to be updated to an XDC file.
The IOSTANDARD, LOC and DIFF_TERM constraints should be written according to the users pinout.
This can be done in the Vivado I/O Pin Planning GUI.
The clock constraint needs to be added to the XDC file, for example:
The other constraints in the Xapp585 UCF file that need to be ported to the XDC file are the TIG constraints.
These are used to ignore retiming paths from pixel clock to clk_d4 through the gearbox.