UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63111

2014.4 Vivado IP Flows - Vivado generates an IP core stub file in the root directory

Description

Vivado generates an IP core stub file in the root directory when the project is not on the C: drive.
 
This occurs with a number of different IP (for example, ILA, clock, BRAM etc).

Here are the steps to reproduce:
 
  1. I create a project in H:/, with project name project_1, and check the "Create project subdirectory" option.
    The project is created in H:/project_1.
  2. I create a block memory IP core with default settings (OOC).
  3. I create a top module that instantiate the IP core. 
  4. I run Synthesis. I Choose ok/yes/re-run if any prompt.
     
A stub file "blk_mem_gen_0_stub.v" is created in H:/.
 
Why does this happen?

Solution

This issue is fixed in Vivado 2015.1.

AR# 63111
Date Created 12/11/2014
Last Updated 03/19/2015
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.4