UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63127

2014.3 Partial Reconfiguration - When the 2nd reconfigurable module's DCP contains a pblock for the reconfigurable partition cell, Rule violation (PLDE-1) will be issued during place_design

Description

In my partial reconfiguration design, the reconfigurable partition (RP) has 2 reconfigurable modules (RM1 & RM2) to be implemented.

After completing the 1st configuration implement, I try to run the 2nd configuration implement with the following commands:

open_checkpoint ./full_RM1_synth.dcp
opt_design
place_design
route_design
update_design -cell RP_module -black_box
lock_design -verbose -level routing
#2nd configuration run
read_checkpoint -cell RP_module ./RM2.dcp
opt_design
place_design

The Error occurs during place_design if another pblock constraint for the RP_module is contained in RM2's DCP. 

This happens even if the pblock defined in RM2's DCP is identical to the original pblock for the RP_module defined in the 1st config run.

Error message:

ERROR: [Drc 23-20] Rule violation (PLDE-1) Design Exceptions - [Over-Constrained 1] clk_wiz_0_exdes_inst/counters[1].counter[1][0]_i_9 constrained such that no valid location exists on the device.
Last constraint applied is of type User:AreaGroupClosed

 

Solution

In 2014.4, the pblock for the RP_module in RM2's DCP will be removed and a warning message will be issued about the pblock, then the rule violation PLDE-1 will not be reported in place_design again.

As a work-around in 2014.3, you need to delete the pblock for the RP_module in RM2's DCP manually.

AR# 63127
Date Created 12/15/2014
Last Updated 03/23/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.3