UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63260

LogiCORE IP SMPTE2022-5/6 Video Over IP Transmitter v4.0 (Rev. 2) - Why does the SMPTE2022-5/6 Tx sometimes ignore the non-block aligned configuration register?

Description

Why does the SMPTE2022-5/6 Tx sometimes ignore the non-block aligned configuration register?

Solution

This is a known issue in the LogiCORE IP SMPTE2022-5/6 Video Over IP Receiver v4.0 (Rev. 1). 

This is due to an issue in the core where sometimes it ignores the non-block aligned  configuration register and produces block aligned outputs.

This issue has been resolved in the LogiCORE IP SMPTE2022-5/6 Video Over IP Receiver v4.0 (Rev. 2) core and later.

Vivado 2014.3 and Vivado 2014.4 users can obtain the latest patch from (Xilinx Answer 62827)

Linked Answer Records

Master Answer Records

AR# 63260
Date Created 01/08/2015
Last Updated 01/12/2015
Status Active
Type General Article
IP
  • SMPTE2022-1/2 Video Over IP