UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 63282

Virtex-6 GTH - UG371 - TX_CFG_LANE0..3[13] description changed

Description

(UG371) V2.2, page108, describes bit 13 for the attributes TX_CFG0_LANE0..3 as follows:

"Active-High TX lane power down (tx_chpd)"

However, the default setting for this bit is 1'b1.

Solution

The default setting for this bit is correct.

The description in the user guide will be changed to:

"[13]: Reserved: 1'b1"

AR# 63282
Date 06/20/2017
Status Active
Type General Article
Devices
  • Virtex-6 HXT