UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63292

Vivado 2014.4 - Logic Debug - Digilent Cable at 20Mhz ILA not Triggering

Description

When trying to trigger a design with a frequency clock slower than 2x the JTAG clock frequency, the ILA does not trigger.

Solution

This is a debug limitation.

The clock driving the design needs to be at least 2x the frequency of the JTAG clock frequency.
AR# 63292
Date Created 01/13/2015
Last Updated 03/19/2015
Status Active
Type General Article
Devices
  • FPGA Device Families