AR# 6330: VCS - How do I compile Xilinx simulation libraries for VCS? (Verilog)
AR# 6330
VCS - How do I compile Xilinx simulation libraries for VCS? (Verilog)
Description
General Description:
For VCS/VCSi, you might need to compile the HDL libraries before using them for design simulations. The advantages of the compiled approach are speed of execution and economy of memory.
Was this Answer Record helpful?
AR# 6330
Date
03/31/2012
Status
Archive
Type
General Article
By using this website, I accept the use of cookies.
Learn more