We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63337

VCS - Error-[EIRO] Illegal real operand rxtx_bitslice_002.vp, 1


The following error message occurs in VCS in a simulation for BITSLICE_CONTROL.

Error-[EIRO] Illegal real operand<
/cadtools/Xilinx/Vivado/2014.2/data/secureip/rxtx_bitslice/rxtx_bitslice_002.vp, 1


I am using the library source files with compile time options by running the following commands.

 vcs \
     -l vcs.log                              \
     +v2k                                            \
     -timescale=1ps/1ps                                  \
     -Xman=4 \
    -y /cadtools/Xilinx/Vivado/2014.2/data/verilog/src/unisims \
     -y /cadtools/Xilinx/Vivado/2014.2/data/verilog/src/unimacro \
     -y /cadtools/Xilinx/Vivado/2014.2/data/verilog/src/retarget \
     -f /cadtools/Xilinx/Vivado/2014.2/data/secureip/secureip_cell.list.f \
     +incdir+/cadtools/Xilinx/Vivado/2014.2/data/verilog/src +libext+.v \
     /cadtools/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v \
     +verilog2001ext+.vp \
     -lca \
     -f synth.tree \


This is due to the SecureIP library source coding not strictly following the Verilog-2001 LRM standard.

Use either of the following methods to work around this issue:

  1. Add the -v2005 or -sverilog option to the VCS command.
  2. Compile the simulation libraries for VCS using compile_simlib and use pre-compiled libraries for simulation

This issue is planned to be completely fixed in the 2015.3 release.

AR# 63337
Date 04/08/2015
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2015.1
  • Vivado Design Suite - 2014.4.1
  • Vivado Design Suite - 2014.4
  • More
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2014.1
  • Less