We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 63368

JESD204 - What simulation timescale is used in the JESD example deisgn testbench?


When running the JESD024 example design simulation, what timescale is used in the associated testbench?


The JESD204 example design testbench uses a timescale of '1ps.

Some frequencies are rounded to ensure that the bit period of the serial data is a whole number of ps.

Changing the timescale may result in inaccurate results, or simulation failure.

AR# 63368
Date 01/22/2015
Status Active
Type General Article
  • JESD204