UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
When running the JESD204 example design simulation, what timescale is used in the associated testbench?
The JESD204 example design testbench uses a timescale of '1ps.
Some frequencies are rounded to ensure that the bit period of the serial data is a whole number of ps.
Changing the timescale might result in inaccurate results, or simulation failure.
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
69881 | JESD204 Solution Center - Design Assistant - Simulation | N/A | N/A |
AR# 63368 | |
---|---|
Date | 10/06/2017 |
Status | Active |
Type | General Article |
IP |
|